## (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

# (19) World Intellectual Property Organization International Bureau





# (43) International Publication Date 27 May 2004 (27.05.2004)

**PCT** 

# (10) International Publication Number WO 2004/044991 A1

(51) International Patent Classification<sup>7</sup>: G02F 1/136

H01L 29/786.

(21) International Application Number:

PCT/KR2003/002460

(22) International Filing Date:

14 November 2003 (14.11.2003)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 10-2002-0070708


14 November 2002 (14.11.2002) KR

(71) Applicant (for all designated States except US): SAM-SUNG ELECTRONICS CO., LTD. [KR/KR]; 416, Maetan-dong, Yeongtong-gu, Suwon-si, Gyeonggi-do 442-742 (KR).

- (72) Inventors; and
- (75) Inventors/Applicants (for US only): HWANG, Chang-Won [KR/KR]; Sanghyun-maeul Hyundai 5cha Apt. 204-2003, Sanghyun-ri, Suji-eup, 449-130 Yongin-city, Kyungki-do (KR). CHUNG, Woo-Suk [KR/KR]; Park Apt. A-204, 328-2, Bisan-dong, Dongan-ku, 431-050 Anyang-city, Kyungki-do (KR).
- (74) Agent: YOU ME PATENT & LAW FIRM; Teheran Bldg., 825-33, Yoksam-dong, Kangnam-ku, 135-080 Seoul (KR).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

[Continued on next page]

(54) Title: THIN FILM TRANSISTOR ARRAY PANEL AND MANUFACTURING METHOD THEREOF



(57) Abstract: A thin film transistor array panel includes: an insulating substrate (110); first and second semiconductor members (151 a,b) formed on the substrate and having opposite conductivity; a first gate member (121a) insulated from the first and the second semiconductor members and overlapping one of the first and the second semiconductor members; a second gate member (122a) formed on the same layer as the first gate member (121a), separated from the first gate member, and insulated from the first and the second semiconductor members (151 a,b), the second gate member (122a) not overlapping the first and the second semiconductor members; a first data member (162) connected to one of the first and the second semiconductor members (151 a,b) and insulated from the first (121a) and the second (122a) gate members; and a first connection (123) formed on the same layer as the first data member and connecting the first gate member (121a) and the second gate member (122a).

### WO 2004/044991 A1



- (84) Designated States (regional): ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

#### Published.

- with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.